A digitaI solution 10 tbe front-end eIectronics for calorimetrie detectors al future supercolliders is presented. The solution is based 00 bigh speed A/D converters, a fuUy programmable pipeline/digital filter cbaio and local intelligence. Questions of error correetion, fault-Iolerance and system redundancy are also being considered. A system integralion of a multichannel device in a multiehip, SiJicon,oD-SilicoD Microsystem bybrid, is used. This solution allows a new level of integratioD of complex analogue and digitaI functions, with an excellent flexibiliry in mixing tecbnologìes for tbe different funetional blocks. Il also allows a high degree of programmability al both tbe fonetioo aod tbe system leveL, and offers tbe possibility of euslomising tbe mierosystem witb deteetor-specific functions.
l. lntroduCtiOD
The electronics for signal deteetion and triggering for experiments at future proton super colliders will be some cf the most complex systems conceived so far for high energy physics. For calorimeters in particular, complexity, speed and decìsion (trigger) power requirements cali for an exceptional level of data identificatiOIl~compaction and processing already at detector level. That, and the requiremems of massive trigger processing early in the acquisition chain, require the front-end stage of these detectors to include a major ponion of the total eleetronics system. * Corresponding author.
Front-end signa! processing for calorimetr}' detectors is essential in order to achieve adequate seleetivity in the trigger functions, with data identification and cornpaction before readout being required in the high rate environment of a high luminosity hadron machine. Other crucial considerations are the extremely wide dynamic range and bandwidth requirements for tbe front-end electronics, as well as tbe volume of data to be transferred to tbe following stages of tbe trigger and readout system (1]. These requirements are best met by an early digitisation of the detector information, followed by on-chip digitai signal processing and buffering functions al both the first-level and seccnd-Ievel decision latencies.
In the following we will present FERMI cr(E)/r,E
(1)
LSB(E) ,;;ud(E)/k.
dn(E)/dE~l/LSB(E), dn( E)/dE" k/Ud(E).
lf n( E) is the (nonlinear) transter tunction ot the circuit,
where a is tbe noise term, b a scaling tenn and c a constane A quantisalion process matched to tbe detector resolution implies:
Any practical implementation of a compression-con· verter system should produce a function R(E) bounded from above at alI vaJues of E.
The norrnalised integrai of expression (3b) can be used to define the minimal transfer function nmin(E) which provides the re((:vant bounds OD a wide family of possible transfer functions. Tbe detailed functional fonn of any transfer function fulfilling tbese bounds is largely irrelevant. This holds tme provided it obeys the following generai requirements at ali energies; of being The combined effects of ali noise sources (including conversion) OD tbe theoretical calorimeter performance can then be described by tbe fractional increase of the detector resolution:
The value of k is set by tbe allowed contribution of the quantisation noise Un' to the overall resolution:
The dynamic range for calorimetry in the multi-TeV region is Iimited by noise (electronic and pile-up) of about 50 MeV, and the maximum energy deposit, which is about J.5-2 TeV. This gives a dynamic range requirement OD the readout system of in the arder of 15 lo 16 bits.
Il is not feasible, witb today's technology, to implement AIO converters with more than lO bit resolution at a sampling speed of 60-70 MHz as required by lhe col1ision frequency of the proposed super colliders.
Hence, a compression of the dynamic range from 16 to 10 bits must be done before applying the analogue signal to the convener. This compression has to obey the criteria outlined below. The energy resolution u(E) of the detector is usuã lly parametrised as a function of energy [3] as:
The quantization noi se introduced by the composite transfer function-digitisation described above is campared to tbe detector fractional resolution for a type A and B calorimeters in Fig. 2 . OD tbe average, above 1 GeV tbe intrinsic resolurion of the calorimeter increases by a relative factor in the order af a few pereeot. With the appropriate choice of compressor parameters, similar results can be obtained for practically aU calorimeter families. Il can be concluded fram tbe above discussion that the combination of a suitable compression scheme and a practical lO bit A/D converter G.e. with 9-9.5 effective bits) can be an adequate salution for early digitisation of the data fram most types of calorimetrie detcetors in !he LHC/SSC energy range. 3 . DescriplioD 01 !be FERMI strueture
The FERMI microsystem is designed to perform dynamic rauge compression, 67 MHz digitisation, DSP and buffering af the data up to and including secondlevel trigger Latency. Il is intended to be rnounted directly OD the detector, along with a multi-FERMI contralleI performing control, calibration and other system functions. Due to the harsh environment and limited accessibility, the design will incorporate a high degree of fault-and radiation-tolerance. Fig. 3 contains alI major FERMI components in the fcnn of a simplified block diagram. It is divided iDto two maio parts: aD acquisition part and a comman service part. The former consists of nine identical channels in theee groups of theee channels, whiJe the latteI is unique. The acquisition channel begins with a nonlinear amplitier to achieve signa) compression. The compressed signal is applied to the A/D converter wbere it is sampled at the rìsing èdge of the internaI 67 MHz dock. This event also starts tbe digitisatiOD processo The resulting lQ-bit data are linearized and expanded to the fuH 16-bit dynamic raoge linear representation by means of a 1024 word Look-Up Table containing the inverse transfer function of tbe total detector-and front end electronics system. Tbe expanded data are stored in tbe data memory at locations supplied by external circuitry CJx>inter from tbe address generator).
External circuitry keeps track of wbere aH samples are stored until the first level trigger has made its decision. If a sample point is accepted as a valid event, a predefined temporal environment (a time frame) is kept in the memory while 10catioDs that do Dot belong to 5uch intervals are released. Released locations are recycled to be used for new ioput storage.
Extemal circuitry is also responsible for translating the event identifier in a read command into a pointer sequence corresponding to the time frame in questiono The pointer sequence, together with readout control infonnation, is transferred to the attached FERMIs where it is stored in the Readout controller. It is envisaged that the reduced readout should be default when pushing data to the second level trigger processorso These could, however, returo far selective readout (pull) of full time frames, which might be necessary in order to resolve more complex (pile-up) conditions. FERMI . / Fig. 3 . An averview cf FERMI. Tbe filter functions of FERMI consist of two differeol 61teT sections and of memory elements lo stofe the dat3_ while waiting for the trigger decisions. Tbe fusl level trigger fiJter (Fig. 4) is designed lo recognise a signal giving precise timing informatioo and relatively coarse energy informatioo. lt operates OD the suro of the nine channels and uses two five-lap finite impulse response (FIR) filters together wìth a maximum findeI. The second level trìgge! filter is designed lo give a precise estimation of the pulse amplitude in conditions where the sample timing jitter is the dominant source of errar. Its output is used for the second level trigger processo The bank of tbree !inear FIR filters and a rank operator are used. A block diagram of the second level trigger filter is shown in Fig. 5 . It is optimised either by using an analytical method or by numerical iteration. The performance as a function of the Dumber of banks is shown in Fig. 6 .
Faull tolerance
The fault tolerance in FERMI is implemented in different ways depending OD tbe logical function of eacb stage. It can be automatico as in memories with erroI correction code (ECC), or it may require controller Ìntetvention. In the latteI case, on-line CITar checking will alarm the controller, which will respond with a hardware reconfiguration, thus eliminating the source af error.
For crucial parts, redundant hardware, like triplica. tioo of latches, is used. In arithmetic parts, such as thc circuits for first level summation aud digitai filters, results will be checked by applying modulo-3 error cbecking.
Statos or tbe proje<t
A bipolar noolinear compressor amplifier prOlotype, completely fulfilling aH specifications, is designed, implemented and tested. A CMOS version is designed and hardware is expected during summer 1993.
A two-stage pipelined A/D converter has been designed and implernented, and is tested at sub-part level.
Two prototype versions of an parallel successive approximation A/D converter have been designed and implemented; ODe of the versions, completely fulfilling ali specifications, has been tested at the sub-part level and as a complete converter while the other has been partly tested while a complete prototype is current being processed. Delivery is in May 1993.
Tbe digitaI p.n is modelled using rbe VHDL language and is being verified usiog XILINX programrnable gate arrays as test media.
The filter sections have been defined and are verified by simulation. VHDL models are being wriuen.
Test and calibration procedures are being worked aut, p.rtly as resulls of tbe VlIDL modelling, p.rtly .s results of continuously ongoing system-wide simulations.
A floor-plan for a complete microsystem is beiog designed. 
Conclusions /summary
In this paper wc bave demonstrated the feasibility of producing calorimeter readout electrooics, based 00 early digitisation, for tbe next generation of hadron colliders. Thc digitai represeotation of the data allows the generation of very sharp thresholds for the trigger processes. The problerns of handling signals with very v. READOUT ELEcrRONlCS -~ high dynamic range· have been solved by the use of a nonlinear transfer function matched to the resolution of the particular detector. A/D converters fulfilling the requirements, special1y thase which concern speed, size and power consumption, are being developed. Digitai circuirs providing the necessary storage, processing and communication functions are descnbed. The questions of fault tolerance have been addressed al each stage of tbc design. A silicon-on-silicon microsystem packaging technology [4] is used lO achieve a compact, ye! flexible, rcariaut system.
